rewrite GArrowVerilog