projects
/
ghc-hetmet.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
Remove CPP from nativeGen/RegAlloc/Linear/FreeRegs.hs
[ghc-hetmet.git]
/
compiler
/
nativeGen
/
RegAlloc
/
Linear
/
Base.hs
diff --git
a/compiler/nativeGen/RegAlloc/Linear/Base.hs
b/compiler/nativeGen/RegAlloc/Linear/Base.hs
index
fc8d4ed
..
432acdf
100644
(file)
--- a/
compiler/nativeGen/RegAlloc/Linear/Base.hs
+++ b/
compiler/nativeGen/RegAlloc/Linear/Base.hs
@@
-18,7
+18,6
@@
module RegAlloc.Linear.Base (
where
where
-import RegAlloc.Linear.FreeRegs
import RegAlloc.Linear.StackMap
import RegAlloc.Liveness
import Reg
import RegAlloc.Linear.StackMap
import RegAlloc.Liveness
import Reg
@@
-34,8
+33,8
@@
import UniqSupply
-- target a particular label. We have to insert fixup code to make
-- the register assignments from the different sources match up.
--
-- target a particular label. We have to insert fixup code to make
-- the register assignments from the different sources match up.
--
-type BlockAssignment
- = BlockMap (FreeRegs, RegMap Loc)
+type BlockAssignment freeRegs
+ = BlockMap (freeRegs, RegMap Loc)
-- | Where a vreg is currently stored
-- | Where a vreg is currently stored
@@
-107,7
+106,7
@@
data RA_State freeRegs
{
-- | the current mapping from basic blocks to
-- the register assignments at the beginning of that block.
{
-- | the current mapping from basic blocks to
-- the register assignments at the beginning of that block.
- ra_blockassig :: BlockAssignment
+ ra_blockassig :: BlockAssignment freeRegs
-- | free machine registers
, ra_freeregs :: !freeRegs
-- | free machine registers
, ra_freeregs :: !freeRegs