migrate jelib->delib
[fleet.git] / chips / marina / electric / centersJ.delib / ctrAND4in30.sch
1 HcentersJ|8.10k
2
3 # External Libraries:
4
5 LorangeTSMC090nm|orangeTSMC090nm
6
7 LredFive|redFive
8
9 # Cell ctrAND4in30;2{sch}
10 CctrAND4in30;2{sch}||schematic|1188767434401|1229696018605||LEDRIVE_nand2@0()F41.56108|LEDRIVE_nand2@1()F41.56108|LEDRIVE_nor2n@0.nor2()F48.696438
11 Ngeneric:Facet-Center|art@0||0|0||||AV
12 NOff-Page|conn@0||14|0||||
13 NOff-Page|conn@1||-36|-4|||Y|
14 NOff-Page|conn@2||-36|-2|||Y|
15 NOff-Page|conn@3||-36|2|||Y|
16 NOff-Page|conn@4||-36|4|||Y|
17 IctrAND4in30;2{ic}|ctrAND4i@0||10|11.5|||D5G4;
18 IredFive:inv;1{ic}|inv@1||6|0|||D0G4;|ATTR_Delay(D5G1;NPX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)S30|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
19 IredFive:nand2;1{ic}|nand2@1||-12.5|0|Y||D0G4;|ATTR_Delay(D5G1;NPX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)S10|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
20 IredFive:nor2HT_sya;2{ic}|nor2HT_s@1||-30|-3|||D0G4;|ATTR_Delay(D5G1;NPX4;Y-1.75;)I100|ATTR_X(D5FLeave alone;G1.5;NOLPX3.75;Y2.25;)S4|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
21 IredFive:nor2n;1{ic}|nor2n@0||-30|3|Y||D0G4;|ATTR_Delay(D5G1;NPX3;Y-3;)I100|ATTR_X(D5G1.5;NPX2.25;Y2.25;)S5|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
22 Ngeneric:Invisible-Pin|pin@0||-13.5|27.5|||||ART_message(D5G5;)SctrAND4in30
23 Ngeneric:Invisible-Pin|pin@1||-13|23.5|||||ART_message(D5G3;)Sies 24 October 2008
24 Ngeneric:Invisible-Pin|pin@2||-15|19.5|||||ART_message(D5G2;)Sthis is the common part of 4 processes
25 NWire_Pin|pin@18||-17|3||||
26 NWire_Pin|pin@27||-17|1||||
27 NWire_Pin|pin@28||-17|-3||||
28 NWire_Pin|pin@29||-17|-1||||
29 Ngeneric:Invisible-Pin|pin@30||-36|16.5|||||ART_message(D3G2;)S[Use inA and inB for the,predecessor and successor;,use inC and inD,for other conditions.]
30 IorangeTSMC090nm:wire90;1{ic}|wire90@0||-23|3|||D0G4;|ATTR_L(D5G1;PUD)D238.19999999999996|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
31 IorangeTSMC090nm:wire90;1{ic}|wire90@1||-3|0|||D0G4;|ATTR_L(D5G1;PUD)D520.0000000000001|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
32 IorangeTSMC090nm:wire90;1{ic}|wire90@2||-23|-3|||D0G4;|ATTR_L(D5G1;PUD)D222.3|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
33 Awire|net@3|||1800|wire90@1|b|-0.5|0|inv@1|in|3.5|0
34 Awire|net@6|||1800|inv@1|out|8.5|0|conn@0|a|12|0
35 Awire|net@43|||1800|wire90@0|b|-20.5|3|pin@18||-17|3
36 Awire|net@56|||900|pin@18||-17|3|pin@27||-17|1
37 Awire|net@58|||1800|wire90@2|b|-20.5|-3|pin@28||-17|-3
38 Awire|net@59|||2700|pin@28||-17|-3|pin@29||-17|-1
39 Awire|net@61|||1800|nor2HT_s@1|out|-27.5|-3|wire90@2|a|-25.5|-3
40 Awire|net@64|||1800|nor2n@0|out|-27.5|3|wire90@0|a|-25.5|3
41 Awire|net@67|||0|wire90@1|a|-5.5|0|nand2@1|out|-10|0
42 Awire|net@69|||1800|conn@2|y|-34|-2|nor2HT_s@1|inb|-32.5|-2
43 Awire|net@70|||1800|conn@1|y|-34|-4|nor2HT_s@1|ina|-32.5|-4
44 Awire|net@77|||0|nor2n@0|inb|-32.5|2|conn@3|y|-34|2
45 Awire|net@78|||0|nor2n@0|ina|-32.5|4|conn@4|y|-34|4
46 Awire|net@82|||0|nand2@1|inb|-15|-1|pin@29||-17|-1
47 Awire|net@83|||0|nand2@1|ina|-15|1|pin@27||-17|1
48 EinA||D4G2;|conn@1|a|I
49 EinB||D4G2;|conn@2|a|I
50 EinC||D4G2;|conn@3|a|I
51 EinD||D4G2;|conn@4|a|I
52 Eout||D6G2;|conn@0|y|O
53 X