migrate jelib->delib
[fleet.git] / chips / marina / electric / gates3inM.delib / nor3in6.6symAND.ic
1 Hgates3inM|8.10k
2
3 # Cell nor3in6.6symAND;1{ic}
4 Cnor3in6.6symAND;1{ic}|nor3in6.6sym|artwork|1191629949737|1231685011967|E
5 Ngeneric:Facet-Center|art@0||0|0||||AV
6 NThick-Circle|art@2||-0.5|0|5|5|RRR||ART_degrees()F[0.0,3.1415927]
7 NThick-Circle|art@3||-2.5|0|1|1||
8 NThick-Circle|art@4||-2.5|2|1|1||
9 NThick-Circle|art@5||-2.5|-2|1|1||
10 Nschematic:Bus_Pin|pin@0||-3|0|-1|-1||
11 Nschematic:Bus_Pin|pin@1||-3|-2|-1|-1||
12 Nschematic:Bus_Pin|pin@2||-3|2|-1|-1||
13 Nschematic:Bus_Pin|pin@3||3|0|-1|-1||
14 NPin|pin@4||-0.5|2.5|1|1||
15 NPin|pin@5||-2|2.5|1|1||
16 NPin|pin@6||-2|-2.5|1|1||
17 NPin|pin@7||-0.5|-2.5|1|1||
18 Ngeneric:Invisible-Pin|pin@10||0|0|||||ART_message(D5G2;)S6.6
19 NPin|pin@11||2|0|1|1||
20 NPin|pin@12||3|0|1|1||
21 AThicker|net@0|||FS0|pin@4||-0.5|2.5|pin@5||-2|2.5
22 AThicker|net@2|||FS1800|pin@6||-2|-2.5|pin@7||-0.5|-2.5
23 AThicker|net@5|||FS1800|pin@11||2|0|pin@12||3|0
24 AThicker|net@6|||FS900|pin@5||-2|2.5|pin@6||-2|-2.5
25 EinA||D5G2;|pin@1||I
26 EinB||D5G2;|pin@0||I
27 EinC||D5G2;|pin@2||I
28 Eout||D5G2;|pin@3||O
29 X