migrate jelib->delib
[fleet.git] / chips / marina / electric / latchesK.delib / latch2in10Alo.ic
1 HlatchesK|8.10k
2
3 # Cell latch2in10Alo;1{ic}
4 Clatch2in10Alo;1{ic}||artwork|1194654947838|1206033658156|E
5 Ngeneric:Facet-Center|art@0||0|0||||AV
6 Nschematic:Bus_Pin|pin@0||-1|-3|-1|-1||
7 Nschematic:Bus_Pin|pin@2||-1|3|-1|-1||
8 Nschematic:Bus_Pin|pin@4||-3|-1|-1|-1||
9 Nschematic:Bus_Pin|pin@6||-3|1|-1|-1||
10 Nschematic:Bus_Pin|pin@8||3|0|-1|-1||
11 NPin|pin@10||-1|3|1|1||
12 Ngeneric:Invisible-Pin|pin@11||0|0|||||ART_message(D5G3;)S10A
13 NPin|pin@12||-3|2|1|1||
14 NPin|pin@13||-3|-2|1|1||
15 NPin|pin@14||2|-2|1|1||
16 NPin|pin@15||3|0|1|1||
17 NPin|pin@16||2|2|1|1||
18 NPin|pin@17||-1|2|1|1||
19 NPin|pin@18||-1|-2|1|1||
20 NPin|pin@19||-1|-3|1|1||
21 AThicker|net@5|||FS900|pin@12||-3|2|pin@13||-3|-2
22 AThicker|net@6|||FS2434|pin@14||2|-2|pin@15||3|0
23 AThicker|net@7|||FS2966|pin@15||3|0|pin@16||2|2
24 AThicker|net@8|||FS0|pin@16||2|2|pin@17||-1|2
25 AThicker|net@9|||FS0|pin@17||-1|2|pin@12||-3|2
26 AThicker|net@10|||FS2700|pin@17||-1|2|pin@10||-1|3
27 AThicker|net@11|||FS0|pin@14||2|-2|pin@18||-1|-2
28 AThicker|net@12|||FS0|pin@18||-1|-2|pin@13||-3|-2
29 AThicker|net@13|||FS900|pin@18||-1|-2|pin@19||-1|-3
30 Ehcl[A]||D5G2;|pin@0||I
31 Ehcl[B]||D5G2;|pin@2||I
32 EinA[1]||D5G2;|pin@4||I
33 EinB[1]||D5G2;|pin@6||I
34 Eout[1]||D5G2;|pin@8||O
35 X