migrate jelib->delib
[fleet.git] / chips / marina / electric / orangeTSMC090nm.delib / NMOSfwk_high.sch
1 HorangeTSMC090nm|8.10k
2
3 # Cell NMOSfwk_high;1{sch}
4 CNMOSfwk_high;1{sch}||schematic|1021415734000|1159313313027||ATTR_Delay(D5G1;HNPX-8.5;Y-14.75;)I100|ATTR_L(D5G1;HNOLPX-9;Y-13.5;)S2|ATTR_W(D5G1;HNOLPX-8.5;Y-12.5;)S3|ATTR_CDL_template(D5G1;NTY-31;)SM$(node_name) $(d) $(g) $(s) gnd nch_hvt W='$(W)*0.05u' L='$(L)*0.05u'|ATTR_NCC(D5G1;NTY-28.75;)StransistorType VTH-N-Transistor|ATTR_SPICE_template(D5G1;NTX1.5;Y-24;)SM$(node_name) $(d) $(g) $(s) gnd nch_hvt W='$(W)*(1+ABN/sqrt($(W)*$(L)))' L='$(L)'  DELVTO='AVT0N/sqrt($(W)*$(L))'|ATTR_SPICE_template_calibre(D5G1;NTX0.5;Y-33;)SM$(node_name) $(d) $(g) $(s) gnd nch_hvt W='$(W)*0.05u' L='$(L)*0.05u'|ATTR_SPICE_template_smartspice(D5G1;NTY-21.5;)SM$(node_name) $(d) $(g) $(s) gnd nch_hvt W='$(W)' L='$(L)'|ATTR_verilog_template(D5G1;NTX-1;Y-26.5;)Srtranif1 #($(Delay)) $(node_name) ($(d), $(s), $(g));|prototype_center()I[0,0]
5 INMOSfwk_high;1{ic}|NMOSfwk@0||17|-1|||D0G4;|ATTR_Delay(D5G1;NPX3.5;Y-2;)I100|ATTR_L(D5G1;NOLPX3.5;)S2|ATTR_W(D6G1;NOLPX2;Y1;)S3|ATTR_GEO(T)I0|ATTR_M(T)I1
6 Ngeneric:Facet-Center|art@0||0|0||||AV
7 NOff-Page|conn@0||6|-16.5||||
8 NOff-Page|conn@1||4.5|0||||
9 NOff-Page|conn@2||-10|-8||||
10 NGround|gnd@0||5|-11||||
11 N4-Port-Transistor|nmos4p@0||-2|-8|||R||ATTR_length(D5G1;OLX-1;Y1;)S"P(\"L\")"|ATTR_width(D5G1.5;OLX0.5;Y-1;)S"P(\"W\")"|SIM_spice_model(D5G1;X1;Y-3.5;)Snch_hvt
12 NWire_Pin|pin@0||0|-16.5||||
13 NWire_Pin|pin@1||0|0||||
14 Ngeneric:Invisible-Pin|pin@2||0|13.5|||||ART_message(D5G6;)SNMOSfwk_high
15 Ngeneric:Invisible-Pin|pin@3||2|7|||||ART_message(D5G2;)S3-terminal high-threshold weak NMOS device
16 Awire|net@0|||900|nmos4p@0|s|0|-10|pin@0||0|-16.5
17 Awire|net@1|||1800|pin@0||0|-16.5|conn@0|a|4|-16.5
18 Awire|net@2|||1800|pin@1||0|0|conn@1|a|2.5|0
19 Awire|net@3|||1800|conn@2|y|-8|-8|nmos4p@0|g|-3|-8
20 Awire|net@4|||900|pin@1||0|0|nmos4p@0|d|0|-6
21 Awire|net@5|||1800|nmos4p@0|b|0|-9|gnd@0||5|-9
22 Ed||D5G2;|conn@1|y|B
23 Eg||D5G2;|conn@2|a|I
24 Es||D5G2;|conn@0|y|B
25 X