migrate jelib->delib
[fleet.git] / chips / marina / electric / purpleFive.delib / wireR350.sch
1 HpurpleFive|8.10k
2
3 # Cell wireR350;1{sch}
4 CwireR350;1{sch}||schematic|1012169378000|1025280871000||ATTR_L(D5G1;HNPX-5.5;Y-5;)I100|ATTR_layer(D5G1;HNPX-5.5;Y-6;)I1|ATTR_width(D5G1;HNPX-5.5;Y-7;)I3|prototype_center()I[0,0]
5 Ngeneric:Facet-Center|art@0||0|0||||AV
6 NOff-Page|conn@0||-14|0||||
7 NOff-Page|conn@1||14|0|||RR|
8 Ngeneric:Invisible-Pin|pin@0||-16|12|||||ART_message(D6G2;)S[the resistance in ohms of,a layer 'layer' wire,L lambda long and,'width' lambda wide]
9 Ngeneric:Invisible-Pin|pin@1||0|5|||||ART_message(D5G1;)S["(P(\"M\")==0?6.5:P(\"M\")<4?0.084:0.0504)*P(\"L\")/P(\"W\")"]
10 Ngeneric:Invisible-Pin|pin@2||-4|20.5|||||ART_message(D5G6;)S[wireR350]
11 NResistor|res@0||0|0|||||SCHEM_resistance(D5G1;OJURY1.5;)S(@layer==0?6.5:@layer<4?0.084:0.0504)*@L/@width
12 IwireR350;1{ic}|wireR350@0||11|10|||D0G4;|ATTR_L(D5G1.5;NOJPY1;)S100|ATTR_layer(D5G1;NPY-2.5;)I1|ATTR_width(D5G1;NPY-1.5;)I3
13 Awire|net@0|||0|conn@1|y|12|0|res@0|b|2|0
14 Awire|net@1|||0|res@0|a|-2|0|conn@0|y|-12|0
15 Ea||D5G2;|conn@0|a|U
16 Eb||D5G2;|conn@1|a|U
17 X