migrate jelib->delib
[fleet.git] / chips / marina / electric / registersM.delib / data1in60Cx18scan.sch
1 HregistersM|8.10k
2
3 # External Libraries:
4
5 LlatchGroupsK|latchGroupsK
6
7 # Cell data1in60Cx18scan;1{sch}
8 Cdata1in60Cx18scan;1{sch}||schematic|1188688057760|1238334870912|I
9 Ngeneric:Facet-Center|art@0||0|0||||AV
10 NOff-Page|conn@0||-10|0||||
11 NOff-Page|conn@1||10|0||||
12 NOff-Page|conn@2||-2|9.5|||RRR|
13 NOff-Page|conn@3||0|-16|||YRRR|
14 NWire_Con|conn@4||14.5|-18||||
15 NOff-Page|conn@5||15.5|-7||||
16 NOff-Page|conn@6||-17.5|-7|||Y|
17 Idata1in60Cx18scan;1{ic}|data1in6@0||33.5|11.5|||D5G4;
18 IlatchGroupsK:latchWscM2;1{ic}|la[1:18]|D5G3;X4.5;Y7.5;|0|-3|||D5G4;
19 Ngeneric:Invisible-Pin|pin@0||1.5|35|||||ART_message(D5G6;)Sdata1in60Cx18scan
20 Ngeneric:Invisible-Pin|pin@1||0.5|26|||||ART_message(D5G3;)Sies 1 January 2009
21 Ngeneric:Invisible-Pin|pin@2||-0.5|30|||||ART_message(D5G4;)S18 bits with scan
22 Ngeneric:Invisible-Pin|pin@3||-4.5|17|||||ART_message(D6G2;)S[Bit arrangement right:,18 17 16 15 14 13 12 11 10,01 02 03 04 05 06 07 08 09]
23 Ngeneric:Invisible-Pin|pin@4||-7.5|17|||||ART_message(D4G2;)S[Bit arrangement left:,10 11 12 13 14 15 16 17 18,09 08 07 06 05 04 03 02 01]
24 NBus_Pin|pin@5||-7.5|-6|-1|-1||
25 NBus_Pin|pin@6||-7.5|-12.5|-1|-1||
26 NBus_Pin|pin@7||6.5|-6|-1|-1||
27 NBus_Pin|pin@8||6.5|-12|-1|-1||
28 NBus_Pin|pin@9||14.5|-12|-1|-1||
29 NBus_Pin|pin@10||14.5|-23|-1|-1||
30 Abus|net@7||-0.5|IJ1800|conn@0|y|-8|0|la[1:18]|in[1]|-3|0
31 Abus|net@8||-0.5|IJ1800|la[1:18]|out[1]|3|0|conn@1|a|8|0
32 Abus|net@9||-0.5|IJ1800|la[1:18]|sout|2|-6|pin@7||6.5|-6
33 Abus|net@10||-0.5|IJ0|la[1:18]|sin|-2|-6|pin@5||-7.5|-6
34 Awire|net@15|||900|conn@2|y|-2|7.5|la[1:18]|hcl|-2|3
35 Abus|net@18||-0.5|IJ900|la[1:18]|p2p,p1p,wr,rd|0|-9|conn@3|y|0|-14
36 Abus|sin,xout[1:18]|D5G2;|-0.5|IJ900|conn@4||14.5|-18|pin@10||14.5|-23
37 Abus|xin[1:18]|D5G2;|-0.5|IJ900|pin@5||-7.5|-6|pin@6||-7.5|-12.5
38 Abus|xin[1:18],sout|D5G2;|-0.5|IJ2700|conn@4||14.5|-18|pin@9||14.5|-12
39 Abus|xout[1:18]|D5G2;|-0.5|IJ900|pin@7||6.5|-6|pin@8||6.5|-12
40 Edcl||D4G2;|conn@2|a|I
41 Ein[1:18]||D4G2;|conn@0|a|I
42 Eout[1:18]||D6G2;|conn@1|y|O
43 Ep2p,p1p,wrD,rd|p2p,p1p,wr[D],rd|D4G2;|conn@3|a|B
44 Esin||D4G2;|conn@6|a|I
45 Esout||D6G2;|conn@5|y|O
46 X