migrate jelib->delib

[fleet.git] / chips / marina / electric / centersJ.delib / ctrAND3in30B.sch

diff --git a/chips/marina/electric/centersJ.delib/ctrAND3in30B.sch b/chips/marina/electric/centersJ.delib/ctrAND3in30B.sch
new file mode 100644 (file)
index 0000000..296be63
--- /dev/null
+++ b/chips/marina/electric/centersJ.delib/ctrAND3in30B.sch
@@ -0,0 +1,56 @@
+HcentersJ|8.10k
+
+# External Libraries:
+
+LorangeTSMC090nm|orangeTSMC090nm
+
+LredFive|redFive
+
+# Cell ctrAND3in30B;1{sch}
+CctrAND3in30B;1{sch}||schematic|1204806414910|1242591236289|
+Ngeneric:Facet-Center|art@0||0|0||||AV
+NOff-Page|conn@0||-27|0|||Y|
+NOff-Page|conn@1||24|1.5||||
+NOff-Page|conn@2||-27|-6|||Y|
+NOff-Page|conn@3||-27|6|||Y|
+IctrAND3in30B;1{ic}|ctrAND3i@0||22|16|||D5G4;
+IredFive:invI;2{ic}|invI@0||-18|6|||D0G4;|ATTR_Delay(D5G1;NPX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)S5|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
+IredFive:invI;2{ic}|invI@1||18|1.5|||D0G4;|ATTR_Delay(D5G1;NPX2;Y-2;)I100|ATTR_X(D5G1.5;NPX1.5;Y2;)S30|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
+IredFive:nand2LT_sy;1{ic}|nand2LT_@0||0|1.5|||D0G4;|ATTR_Delay(D5G1;NPX2.5;Y-3;)I100|ATTR_X(D5G1.5;NPX2.5;Y2.5;)S10|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
+IredFive:nor2n_sy;1{ic}|nor2n_sy@0||-18|-3|||D0G4;|ATTR_Delay(D5G1;NPX3;Y-3;)I100|ATTR_X(D5FLeave alone;G1.5;NOLPX2.25;Y2.25;)S5|ATTR_drive0(P)Sstrong0|ATTR_drive1(P)Sstrong1
+Ngeneric:Invisible-Pin|pin@0||-1.5|24|||||ART_message(D5G5;)SctrAND3in30B
+Ngeneric:Invisible-Pin|pin@1||-1|20|||||ART_message(D5G3;)Sies  31 October 2008
+NWire_Pin|pin@2||-23|0||||
+NWire_Pin|pin@3||-23|-2||||
+NWire_Pin|pin@4||-23|-6||||
+NWire_Pin|pin@5||-23|-4||||
+NWire_Pin|pin@8||-4|-3||||
+NWire_Pin|pin@9||-4|0.5||||
+NWire_Pin|pin@10||-4|6||||
+NWire_Pin|pin@11||-4|2.5||||
+IorangeTSMC090nm:wire90;1{ic}|wire90@0||-9|-3|||D0G4;|ATTR_L(D5G1;PUD)D252.59999999999997|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
+IorangeTSMC090nm:wire90;1{ic}|wire90@1||9|1.5|||D0G4;|ATTR_L(D5G1;PUD)D366.79999999999995|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
+IorangeTSMC090nm:wire90;1{ic}|wire90@2||-9|6|||D0G4;|ATTR_L(D5G1;PUD)D176.4|ATTR_LEWIRE(P)I1|ATTR_layer(D5G1;NPY-1;)I1|ATTR_width(D5G1;NPY-2;)I3
+Awire|net@0|||1800|conn@0|y|-25|0|pin@2||-23|0
+Awire|net@1|||900|pin@2||-23|0|pin@3||-23|-2
+Awire|net@2|||1800|pin@3||-23|-2|nor2n_sy@0|inb|-20.5|-2
+Awire|net@3|||1800|conn@2|y|-25|-6|pin@4||-23|-6
+Awire|net@4|||2700|pin@4||-23|-6|pin@5||-23|-4
+Awire|net@5|||1800|pin@5||-23|-4|nor2n_sy@0|ina|-20.5|-4
+Awire|net@6|||1800|nor2n_sy@0|out|-15.5|-3|wire90@0|a|-11.5|-3
+Awire|net@9|||1800|wire90@1|b|11.5|1.5|invI@1|in|15.5|1.5
+Awire|net@10|||1800|invI@1|out|20.5|1.5|conn@1|a|22|1.5
+Awire|net@15|||1800|wire90@0|b|-6.5|-3|pin@8||-4|-3
+Awire|net@16|||2700|pin@8||-4|-3|pin@9||-4|0.5
+Awire|net@19|||900|pin@10||-4|6|pin@11||-4|2.5
+Awire|net@27|||0|wire90@1|a|6.5|1.5|nand2LT_@0|out|2.5|1.5
+Awire|net@29|||0|pin@10||-4|6|wire90@2|b|-6.5|6
+Awire|net@30|||0|wire90@2|a|-11.5|6|invI@0|out|-15.5|6
+Awire|net@31|||0|invI@0|in|-20.5|6|conn@3|y|-25|6
+Awire|net@46|||0|nand2LT_@0|inb|-2.5|2.5|pin@11||-4|2.5
+Awire|net@47|||1800|pin@9||-4|0.5|nand2LT_@0|ina|-2.5|0.5
+EinA||D4G2;|conn@2|a|I
+EinB||D4G2;|conn@0|a|I
+EinC||D4G2;|conn@3|a|I
+Eout||D6G2;|conn@1|y|O
+X