migrate jelib->delib
[fleet.git] / chips / omegaCounter / 40nm / electric / redFive.delib / pms1.sch
diff --git a/chips/omegaCounter/40nm/electric/redFive.delib/pms1.sch b/chips/omegaCounter/40nm/electric/redFive.delib/pms1.sch
new file mode 100644 (file)
index 0000000..ef9bbf5
--- /dev/null
@@ -0,0 +1,20 @@
+HredFive|8.10k
+
+# Cell pms1;1{sch}
+Cpms1;1{sch}||schematic|1021415734000|1248729055117||ATTR_Delay(D5G1;HNPX-12;Y8;)I100|ATTR_X(D5FLeave alone;G1;HNOLPX-12.25;Y9;)S1|prototype_center()I[0,0]
+IPMOS;1{ic}|PMOS@1||0|15|||D0G4;|ATTR_Delay(D5G1;NOJPX3.5;Y-2;)S@Delay|ATTR_X(D5FLeave alone;G1.5;NOLPX3.5;Y0.5;)S@X*1.0
+Ngeneric:Facet-Center|art@0||0|0||||AV
+NOff-Page|conn@0||-8.5|15||||
+NOff-Page|conn@1||8|0||||
+NWire_Pin|pin@0||0|0||||
+Ngeneric:Invisible-Pin|pin@1||-1|31|||||ART_message(D5G6;)Spms1
+Ngeneric:Invisible-Pin|pin@2||-1|26|||||ART_message(D5G2;)Sone fixed-size P-type transistor to VDD
+Ipms1;2{ic}|pms1@1||19|18|||D5G4;|ATTR_Delay(D5G1;NPX-2;Y0.25;)I100|ATTR_X(D5FLeave alone;G1.5;NOLPX3.25;Y2.75;)S1
+NPower|pwr@0||0|22||||
+Awire|net@0|||900|pwr@0||0|22|PMOS@1|s|0|17
+Awire|net@1|||1800|conn@0|y|-6.5|15|PMOS@1|g|-3|15
+Awire|net@5|||1800|pin@0||0|0|conn@1|a|6|0
+Awire|net@6|||2700|pin@0||0|0|PMOS@1|d|0|13
+Ed||D5G2;|conn@1|y|O
+Eg||D5G2;|conn@0|a|I
+X