import static edu.berkeley.fleet.fpga.verilog.Verilog.*;
-/*
-=> get rid of getInputPort(String) and instead use members
-=> clean up fabricelement methods
-=> get rid of addcrap
-=> automatic width-setting on ports
-*/
-
public class Fpga extends FleetTwoFleet {
public Module top;