tweak Verilog logic
[fleet.git] / src / edu / berkeley / fleet / marina /
2008-11-03 adamadd Marina code