update some paths, add master clear code for Verilog, partial implementation of get...