2 -- The above warning supression flag is a temporary kludge.
3 -- While working on this module you are encouraged to remove it and fix
4 -- any warnings in the module. See
5 -- http://hackage.haskell.org/trac/ghc/wiki/Commentary/CodingStyle#Warnings
8 -----------------------------------------------------------------------------
10 -- Machine-specific parts of the register allocator
12 -- (c) The University of Glasgow 1996-2004
14 -----------------------------------------------------------------------------
16 #include "nativeGen/NCG.h"
27 JumpDest, canShortcut, shortcutJump, shortcutStatic,
36 #include "HsVersions.h"
44 import Constants ( rESERVED_C_STACK_BYTES )
47 -- -----------------------------------------------------------------------------
50 -- @regUsage@ returns the sets of src and destination registers used
51 -- by a particular instruction. Machine registers that are
52 -- pre-allocated to stgRegs are filtered out, because they are
53 -- uninteresting from a register allocation standpoint. (We wouldn't
54 -- want them to end up on the free list!) As far as we are concerned,
55 -- the fixed registers simply don't exist (for allocation purposes,
58 -- regUsage doesn't need to do any trickery for jumps and such. Just
59 -- state precisely the regs read and written by that insn. The
60 -- consequences of control flow transfers, as far as register
61 -- allocation goes, are taken care of by the register allocator.
63 data RegUsage = RU [Reg] [Reg]
68 regUsage :: Instr -> RegUsage
70 interesting (VirtualRegI _) = True
71 interesting (VirtualRegHi _) = True
72 interesting (VirtualRegF _) = True
73 interesting (VirtualRegD _) = True
74 interesting (RealReg i) = isFastTrue (freeReg i)
78 regUsage instr = case instr of
79 SPILL reg slot -> usage ([reg], [])
80 RELOAD slot reg -> usage ([], [reg])
81 LD B reg addr -> usage (regAddr addr, [reg, t9])
82 LD Bu reg addr -> usage (regAddr addr, [reg, t9])
83 -- LD W reg addr -> usage (regAddr addr, [reg, t9]) : UNUSED
84 -- LD Wu reg addr -> usage (regAddr addr, [reg, t9]) : UNUSED
85 LD sz reg addr -> usage (regAddr addr, [reg])
86 LDA reg addr -> usage (regAddr addr, [reg])
87 LDAH reg addr -> usage (regAddr addr, [reg])
88 LDGP reg addr -> usage (regAddr addr, [reg])
89 LDI sz reg imm -> usage ([], [reg])
90 ST B reg addr -> usage (reg : regAddr addr, [t9, t10])
91 -- ST W reg addr -> usage (reg : regAddr addr, [t9, t10]) : UNUSED
92 ST sz reg addr -> usage (reg : regAddr addr, [])
93 CLR reg -> usage ([], [reg])
94 ABS sz ri reg -> usage (regRI ri, [reg])
95 NEG sz ov ri reg -> usage (regRI ri, [reg])
96 ADD sz ov r1 ar r2 -> usage (r1 : regRI ar, [r2])
97 SADD sz sc r1 ar r2 -> usage (r1 : regRI ar, [r2])
98 SUB sz ov r1 ar r2 -> usage (r1 : regRI ar, [r2])
99 SSUB sz sc r1 ar r2 -> usage (r1 : regRI ar, [r2])
100 MUL sz ov r1 ar r2 -> usage (r1 : regRI ar, [r2])
101 DIV sz un r1 ar r2 -> usage (r1 : regRI ar, [r2, t9, t10, t11, t12])
102 REM sz un r1 ar r2 -> usage (r1 : regRI ar, [r2, t9, t10, t11, t12])
103 NOT ri reg -> usage (regRI ri, [reg])
104 AND r1 ar r2 -> usage (r1 : regRI ar, [r2])
105 ANDNOT r1 ar r2 -> usage (r1 : regRI ar, [r2])
106 OR r1 ar r2 -> usage (r1 : regRI ar, [r2])
107 ORNOT r1 ar r2 -> usage (r1 : regRI ar, [r2])
108 XOR r1 ar r2 -> usage (r1 : regRI ar, [r2])
109 XORNOT r1 ar r2 -> usage (r1 : regRI ar, [r2])
110 SLL r1 ar r2 -> usage (r1 : regRI ar, [r2])
111 SRL r1 ar r2 -> usage (r1 : regRI ar, [r2])
112 SRA r1 ar r2 -> usage (r1 : regRI ar, [r2])
113 ZAP r1 ar r2 -> usage (r1 : regRI ar, [r2])
114 ZAPNOT r1 ar r2 -> usage (r1 : regRI ar, [r2])
115 CMP co r1 ar r2 -> usage (r1 : regRI ar, [r2])
116 FCLR reg -> usage ([], [reg])
117 FABS r1 r2 -> usage ([r1], [r2])
118 FNEG sz r1 r2 -> usage ([r1], [r2])
119 FADD sz r1 r2 r3 -> usage ([r1, r2], [r3])
120 FDIV sz r1 r2 r3 -> usage ([r1, r2], [r3])
121 FMUL sz r1 r2 r3 -> usage ([r1, r2], [r3])
122 FSUB sz r1 r2 r3 -> usage ([r1, r2], [r3])
123 CVTxy sz1 sz2 r1 r2 -> usage ([r1], [r2])
124 FCMP sz co r1 r2 r3 -> usage ([r1, r2], [r3])
125 FMOV r1 r2 -> usage ([r1], [r2])
128 -- We assume that all local jumps will be BI/BF/BR. JMP must be out-of-line.
129 BI cond reg lbl -> usage ([reg], [])
130 BF cond reg lbl -> usage ([reg], [])
131 JMP reg addr hint -> RU (mkRegSet (filter interesting (regAddr addr))) freeRegSet
133 BSR _ n -> RU (argRegSet n) callClobberedRegSet
134 JSR reg addr n -> RU (argRegSet n) callClobberedRegSet
139 usage (src, dst) = RU (mkRegSet (filter interesting src))
140 (mkRegSet (filter interesting dst))
142 interesting (FixedReg _) = False
145 regAddr (AddrReg r1) = [r1]
146 regAddr (AddrRegImm r1 _) = [r1]
147 regAddr (AddrImm _) = []
149 regRI (RIReg r) = [r]
152 #endif /* alpha_TARGET_ARCH */
153 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
154 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
156 regUsage instr = case instr of
157 MOV sz src dst -> usageRW src dst
158 MOVZxL sz src dst -> usageRW src dst
159 MOVSxL sz src dst -> usageRW src dst
160 LEA sz src dst -> usageRW src dst
161 ADD sz src dst -> usageRM src dst
162 ADC sz src dst -> usageRM src dst
163 SUB sz src dst -> usageRM src dst
164 IMUL sz src dst -> usageRM src dst
165 IMUL2 sz src -> mkRU (eax:use_R src) [eax,edx]
166 MUL sz src dst -> usageRM src dst
167 DIV sz op -> mkRU (eax:edx:use_R op) [eax,edx]
168 IDIV sz op -> mkRU (eax:edx:use_R op) [eax,edx]
169 AND sz src dst -> usageRM src dst
170 OR sz src dst -> usageRM src dst
171 XOR sz (OpReg src) (OpReg dst)
172 | src == dst -> mkRU [] [dst]
173 XOR sz src dst -> usageRM src dst
174 NOT sz op -> usageM op
175 NEGI sz op -> usageM op
176 SHL sz imm dst -> usageRM imm dst
177 SAR sz imm dst -> usageRM imm dst
178 SHR sz imm dst -> usageRM imm dst
179 BT sz imm src -> mkRUR (use_R src)
181 PUSH sz op -> mkRUR (use_R op)
182 POP sz op -> mkRU [] (def_W op)
183 TEST sz src dst -> mkRUR (use_R src ++ use_R dst)
184 CMP sz src dst -> mkRUR (use_R src ++ use_R dst)
185 SETCC cond op -> mkRU [] (def_W op)
186 JXX cond lbl -> mkRU [] []
187 JXX_GBL cond lbl -> mkRU [] []
188 JMP op -> mkRUR (use_R op)
189 JMP_TBL op ids -> mkRUR (use_R op)
190 CALL (Left imm) params -> mkRU params callClobberedRegs
191 CALL (Right reg) params -> mkRU (reg:params) callClobberedRegs
192 CLTD sz -> mkRU [eax] [edx]
196 GMOV src dst -> mkRU [src] [dst]
197 GLD sz src dst -> mkRU (use_EA src) [dst]
198 GST sz src dst -> mkRUR (src : use_EA dst)
200 GLDZ dst -> mkRU [] [dst]
201 GLD1 dst -> mkRU [] [dst]
203 GFTOI src dst -> mkRU [src] [dst]
204 GDTOI src dst -> mkRU [src] [dst]
206 GITOF src dst -> mkRU [src] [dst]
207 GITOD src dst -> mkRU [src] [dst]
209 GADD sz s1 s2 dst -> mkRU [s1,s2] [dst]
210 GSUB sz s1 s2 dst -> mkRU [s1,s2] [dst]
211 GMUL sz s1 s2 dst -> mkRU [s1,s2] [dst]
212 GDIV sz s1 s2 dst -> mkRU [s1,s2] [dst]
214 GCMP sz src1 src2 -> mkRUR [src1,src2]
215 GABS sz src dst -> mkRU [src] [dst]
216 GNEG sz src dst -> mkRU [src] [dst]
217 GSQRT sz src dst -> mkRU [src] [dst]
218 GSIN sz _ _ src dst -> mkRU [src] [dst]
219 GCOS sz _ _ src dst -> mkRU [src] [dst]
220 GTAN sz _ _ src dst -> mkRU [src] [dst]
223 #if x86_64_TARGET_ARCH
224 CVTSS2SD src dst -> mkRU [src] [dst]
225 CVTSD2SS src dst -> mkRU [src] [dst]
226 CVTTSS2SIQ src dst -> mkRU (use_R src) [dst]
227 CVTTSD2SIQ src dst -> mkRU (use_R src) [dst]
228 CVTSI2SS src dst -> mkRU (use_R src) [dst]
229 CVTSI2SD src dst -> mkRU (use_R src) [dst]
230 FDIV sz src dst -> usageRM src dst
233 FETCHGOT reg -> mkRU [] [reg]
234 FETCHPC reg -> mkRU [] [reg]
238 SPILL reg slot -> mkRU [reg] []
239 RELOAD slot reg -> mkRU [] [reg]
241 _other -> panic "regUsage: unrecognised instr"
244 -- 2 operand form; first operand Read; second Written
245 usageRW :: Operand -> Operand -> RegUsage
246 usageRW op (OpReg reg) = mkRU (use_R op) [reg]
247 usageRW op (OpAddr ea) = mkRUR (use_R op ++ use_EA ea)
249 -- 2 operand form; first operand Read; second Modified
250 usageRM :: Operand -> Operand -> RegUsage
251 usageRM op (OpReg reg) = mkRU (use_R op ++ [reg]) [reg]
252 usageRM op (OpAddr ea) = mkRUR (use_R op ++ use_EA ea)
254 -- 1 operand form; operand Modified
255 usageM :: Operand -> RegUsage
256 usageM (OpReg reg) = mkRU [reg] [reg]
257 usageM (OpAddr ea) = mkRUR (use_EA ea)
259 -- Registers defd when an operand is written.
260 def_W (OpReg reg) = [reg]
261 def_W (OpAddr ea) = []
263 -- Registers used when an operand is read.
264 use_R (OpReg reg) = [reg]
265 use_R (OpImm imm) = []
266 use_R (OpAddr ea) = use_EA ea
268 -- Registers used to compute an effective address.
269 use_EA (ImmAddr _ _) = []
270 use_EA (AddrBaseIndex base index _) =
271 use_base base $! use_index index
272 where use_base (EABaseReg r) x = r : x
274 use_index EAIndexNone = []
275 use_index (EAIndex i _) = [i]
277 mkRUR src = src' `seq` RU src' []
278 where src' = filter interesting src
280 mkRU src dst = src' `seq` dst' `seq` RU src' dst'
281 where src' = filter interesting src
282 dst' = filter interesting dst
284 #endif /* i386_TARGET_ARCH || x86_64_TARGET_ARCH */
285 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
286 #if sparc_TARGET_ARCH
288 regUsage instr = case instr of
289 SPILL reg slot -> usage ([reg], [])
290 RELOAD slot reg -> usage ([], [reg])
292 LD sz addr reg -> usage (regAddr addr, [reg])
293 ST sz reg addr -> usage (reg : regAddr addr, [])
294 ADD x cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
295 SUB x cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
296 UMUL cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
297 SMUL cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
298 UDIV cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
299 SDIV cc r1 ar r2 -> usage (r1 : regRI ar, [r2])
300 RDY rd -> usage ([], [rd])
301 WRY r1 r2 -> usage ([r1, r2], [])
302 AND b r1 ar r2 -> usage (r1 : regRI ar, [r2])
303 ANDN b r1 ar r2 -> usage (r1 : regRI ar, [r2])
304 OR b r1 ar r2 -> usage (r1 : regRI ar, [r2])
305 ORN b r1 ar r2 -> usage (r1 : regRI ar, [r2])
306 XOR b r1 ar r2 -> usage (r1 : regRI ar, [r2])
307 XNOR b r1 ar r2 -> usage (r1 : regRI ar, [r2])
308 SLL r1 ar r2 -> usage (r1 : regRI ar, [r2])
309 SRL r1 ar r2 -> usage (r1 : regRI ar, [r2])
310 SRA r1 ar r2 -> usage (r1 : regRI ar, [r2])
311 SETHI imm reg -> usage ([], [reg])
312 FABS s r1 r2 -> usage ([r1], [r2])
313 FADD s r1 r2 r3 -> usage ([r1, r2], [r3])
314 FCMP e s r1 r2 -> usage ([r1, r2], [])
315 FDIV s r1 r2 r3 -> usage ([r1, r2], [r3])
316 FMOV s r1 r2 -> usage ([r1], [r2])
317 FMUL s r1 r2 r3 -> usage ([r1, r2], [r3])
318 FNEG s r1 r2 -> usage ([r1], [r2])
319 FSQRT s r1 r2 -> usage ([r1], [r2])
320 FSUB s r1 r2 r3 -> usage ([r1, r2], [r3])
321 FxTOy s1 s2 r1 r2 -> usage ([r1], [r2])
323 JMP addr -> usage (regAddr addr, [])
324 JMP_TBL addr ids -> usage (regAddr addr, [])
326 CALL (Left imm) n True -> noUsage
327 CALL (Left imm) n False -> usage (argRegs n, callClobberedRegs)
328 CALL (Right reg) n True -> usage ([reg], [])
329 CALL (Right reg) n False -> usage (reg : (argRegs n), callClobberedRegs)
333 usage (src, dst) = RU (filter interesting src)
334 (filter interesting dst)
336 regAddr (AddrRegReg r1 r2) = [r1, r2]
337 regAddr (AddrRegImm r1 _) = [r1]
339 regRI (RIReg r) = [r]
342 #endif /* sparc_TARGET_ARCH */
343 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
344 #if powerpc_TARGET_ARCH
346 regUsage instr = case instr of
347 SPILL reg slot -> usage ([reg], [])
348 RELOAD slot reg -> usage ([], [reg])
350 LD sz reg addr -> usage (regAddr addr, [reg])
351 LA sz reg addr -> usage (regAddr addr, [reg])
352 ST sz reg addr -> usage (reg : regAddr addr, [])
353 STU sz reg addr -> usage (reg : regAddr addr, [])
354 LIS reg imm -> usage ([], [reg])
355 LI reg imm -> usage ([], [reg])
356 MR reg1 reg2 -> usage ([reg2], [reg1])
357 CMP sz reg ri -> usage (reg : regRI ri,[])
358 CMPL sz reg ri -> usage (reg : regRI ri,[])
359 BCC cond lbl -> noUsage
360 BCCFAR cond lbl -> noUsage
361 MTCTR reg -> usage ([reg],[])
362 BCTR targets -> noUsage
363 BL imm params -> usage (params, callClobberedRegs)
364 BCTRL params -> usage (params, callClobberedRegs)
365 ADD reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
366 ADDC reg1 reg2 reg3-> usage ([reg2,reg3], [reg1])
367 ADDE reg1 reg2 reg3-> usage ([reg2,reg3], [reg1])
368 ADDIS reg1 reg2 imm -> usage ([reg2], [reg1])
369 SUBF reg1 reg2 reg3-> usage ([reg2,reg3], [reg1])
370 MULLW reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
371 DIVW reg1 reg2 reg3-> usage ([reg2,reg3], [reg1])
372 DIVWU reg1 reg2 reg3-> usage ([reg2,reg3], [reg1])
373 MULLW_MayOflo reg1 reg2 reg3
374 -> usage ([reg2,reg3], [reg1])
375 AND reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
376 OR reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
377 XOR reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
378 XORIS reg1 reg2 imm -> usage ([reg2], [reg1])
379 EXTS siz reg1 reg2 -> usage ([reg2], [reg1])
380 NEG reg1 reg2 -> usage ([reg2], [reg1])
381 NOT reg1 reg2 -> usage ([reg2], [reg1])
382 SLW reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
383 SRW reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
384 SRAW reg1 reg2 ri -> usage (reg2 : regRI ri, [reg1])
385 RLWINM reg1 reg2 sh mb me
386 -> usage ([reg2], [reg1])
387 FADD sz r1 r2 r3 -> usage ([r2,r3], [r1])
388 FSUB sz r1 r2 r3 -> usage ([r2,r3], [r1])
389 FMUL sz r1 r2 r3 -> usage ([r2,r3], [r1])
390 FDIV sz r1 r2 r3 -> usage ([r2,r3], [r1])
391 FNEG r1 r2 -> usage ([r2], [r1])
392 FCMP r1 r2 -> usage ([r1,r2], [])
393 FCTIWZ r1 r2 -> usage ([r2], [r1])
394 FRSP r1 r2 -> usage ([r2], [r1])
395 MFCR reg -> usage ([], [reg])
396 MFLR reg -> usage ([], [reg])
397 FETCHPC reg -> usage ([], [reg])
400 usage (src, dst) = RU (filter interesting src)
401 (filter interesting dst)
402 regAddr (AddrRegReg r1 r2) = [r1, r2]
403 regAddr (AddrRegImm r1 _) = [r1]
405 regRI (RIReg r) = [r]
407 #endif /* powerpc_TARGET_ARCH */
410 -- -----------------------------------------------------------------------------
411 -- Determine the possible destinations from the current instruction.
413 -- (we always assume that the next instruction is also a valid destination;
414 -- if this isn't the case then the jump should be at the end of the basic
417 jumpDests :: Instr -> [BlockId] -> [BlockId]
420 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
422 JMP_TBL _ ids -> ids ++ acc
423 #elif powerpc_TARGET_ARCH
425 BCCFAR _ id -> id : acc
426 BCTR targets -> targets ++ acc
427 #elif sparc_TARGET_ARCH
428 BI _ _ id -> id : acc
429 BF _ _ id -> id : acc
430 JMP_TBL _ ids -> ids ++ acc
432 #error "RegAllocInfo.jumpDests not finished"
436 patchJump :: Instr -> BlockId -> BlockId -> Instr
438 patchJump insn old new
440 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
441 JXX cc id | id == old -> JXX cc new
442 JMP_TBL op ids -> error "Cannot patch JMP_TBL"
443 #elif powerpc_TARGET_ARCH
444 BCC cc id | id == old -> BCC cc new
445 BCCFAR cc id | id == old -> BCCFAR cc new
446 BCTR targets -> error "Cannot patch BCTR"
450 data JumpDest = DestBlockId BlockId | DestImm Imm
452 canShortcut :: Instr -> Maybe JumpDest
453 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
454 canShortcut (JXX ALWAYS id) = Just (DestBlockId id)
455 canShortcut (JMP (OpImm imm)) = Just (DestImm imm)
457 canShortcut _ = Nothing
459 shortcutJump :: (BlockId -> Maybe JumpDest) -> Instr -> Instr
460 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
461 shortcutJump fn insn@(JXX cc id) =
464 Just (DestBlockId id') -> shortcutJump fn (JXX cc id')
465 Just (DestImm imm) -> shortcutJump fn (JXX_GBL cc imm)
467 shortcutJump fn other = other
469 -- Here because it knows about JumpDest
470 shortcutStatic :: (BlockId -> Maybe JumpDest) -> CmmStatic -> CmmStatic
471 shortcutStatic fn (CmmStaticLit (CmmLabel lab))
472 | Just uq <- maybeAsmTemp lab
473 = CmmStaticLit (CmmLabel (shortBlockId fn (BlockId uq)))
474 shortcutStatic fn (CmmStaticLit (CmmLabelDiffOff lbl1 lbl2 off))
475 | Just uq <- maybeAsmTemp lbl1
476 = CmmStaticLit (CmmLabelDiffOff (shortBlockId fn (BlockId uq)) lbl2 off)
477 -- slightly dodgy, we're ignoring the second label, but this
478 -- works with the way we use CmmLabelDiffOff for jump tables now.
479 shortcutStatic fn other_static
482 shortBlockId fn blockid@(BlockId uq) =
484 Nothing -> mkAsmTempLabel uq
485 Just (DestBlockId blockid') -> shortBlockId fn blockid'
486 Just (DestImm (ImmCLbl lbl)) -> lbl
487 _other -> panic "shortBlockId"
489 -- -----------------------------------------------------------------------------
490 -- 'patchRegs' function
492 -- 'patchRegs' takes an instruction and applies the given mapping to
493 -- all the register references.
495 patchRegs :: Instr -> (Reg -> Reg) -> Instr
497 #if alpha_TARGET_ARCH
499 patchRegs instr env = case instr of
500 SPILL reg slot -> SPILL (env reg) slot
501 RELOAD slot reg -> RELOAD slot (env reg)
502 LD sz reg addr -> LD sz (env reg) (fixAddr addr)
503 LDA reg addr -> LDA (env reg) (fixAddr addr)
504 LDAH reg addr -> LDAH (env reg) (fixAddr addr)
505 LDGP reg addr -> LDGP (env reg) (fixAddr addr)
506 LDI sz reg imm -> LDI sz (env reg) imm
507 ST sz reg addr -> ST sz (env reg) (fixAddr addr)
508 CLR reg -> CLR (env reg)
509 ABS sz ar reg -> ABS sz (fixRI ar) (env reg)
510 NEG sz ov ar reg -> NEG sz ov (fixRI ar) (env reg)
511 ADD sz ov r1 ar r2 -> ADD sz ov (env r1) (fixRI ar) (env r2)
512 SADD sz sc r1 ar r2 -> SADD sz sc (env r1) (fixRI ar) (env r2)
513 SUB sz ov r1 ar r2 -> SUB sz ov (env r1) (fixRI ar) (env r2)
514 SSUB sz sc r1 ar r2 -> SSUB sz sc (env r1) (fixRI ar) (env r2)
515 MUL sz ov r1 ar r2 -> MUL sz ov (env r1) (fixRI ar) (env r2)
516 DIV sz un r1 ar r2 -> DIV sz un (env r1) (fixRI ar) (env r2)
517 REM sz un r1 ar r2 -> REM sz un (env r1) (fixRI ar) (env r2)
518 NOT ar reg -> NOT (fixRI ar) (env reg)
519 AND r1 ar r2 -> AND (env r1) (fixRI ar) (env r2)
520 ANDNOT r1 ar r2 -> ANDNOT (env r1) (fixRI ar) (env r2)
521 OR r1 ar r2 -> OR (env r1) (fixRI ar) (env r2)
522 ORNOT r1 ar r2 -> ORNOT (env r1) (fixRI ar) (env r2)
523 XOR r1 ar r2 -> XOR (env r1) (fixRI ar) (env r2)
524 XORNOT r1 ar r2 -> XORNOT (env r1) (fixRI ar) (env r2)
525 SLL r1 ar r2 -> SLL (env r1) (fixRI ar) (env r2)
526 SRL r1 ar r2 -> SRL (env r1) (fixRI ar) (env r2)
527 SRA r1 ar r2 -> SRA (env r1) (fixRI ar) (env r2)
528 ZAP r1 ar r2 -> ZAP (env r1) (fixRI ar) (env r2)
529 ZAPNOT r1 ar r2 -> ZAPNOT (env r1) (fixRI ar) (env r2)
530 CMP co r1 ar r2 -> CMP co (env r1) (fixRI ar) (env r2)
531 FCLR reg -> FCLR (env reg)
532 FABS r1 r2 -> FABS (env r1) (env r2)
533 FNEG s r1 r2 -> FNEG s (env r1) (env r2)
534 FADD s r1 r2 r3 -> FADD s (env r1) (env r2) (env r3)
535 FDIV s r1 r2 r3 -> FDIV s (env r1) (env r2) (env r3)
536 FMUL s r1 r2 r3 -> FMUL s (env r1) (env r2) (env r3)
537 FSUB s r1 r2 r3 -> FSUB s (env r1) (env r2) (env r3)
538 CVTxy s1 s2 r1 r2 -> CVTxy s1 s2 (env r1) (env r2)
539 FCMP s co r1 r2 r3 -> FCMP s co (env r1) (env r2) (env r3)
540 FMOV r1 r2 -> FMOV (env r1) (env r2)
541 BI cond reg lbl -> BI cond (env reg) lbl
542 BF cond reg lbl -> BF cond (env reg) lbl
543 JMP reg addr hint -> JMP (env reg) (fixAddr addr) hint
544 JSR reg addr i -> JSR (env reg) (fixAddr addr) i
547 fixAddr (AddrReg r1) = AddrReg (env r1)
548 fixAddr (AddrRegImm r1 i) = AddrRegImm (env r1) i
549 fixAddr other = other
551 fixRI (RIReg r) = RIReg (env r)
554 #endif /* alpha_TARGET_ARCH */
555 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
556 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
558 patchRegs instr env = case instr of
559 MOV sz src dst -> patch2 (MOV sz) src dst
560 MOVZxL sz src dst -> patch2 (MOVZxL sz) src dst
561 MOVSxL sz src dst -> patch2 (MOVSxL sz) src dst
562 LEA sz src dst -> patch2 (LEA sz) src dst
563 ADD sz src dst -> patch2 (ADD sz) src dst
564 ADC sz src dst -> patch2 (ADC sz) src dst
565 SUB sz src dst -> patch2 (SUB sz) src dst
566 IMUL sz src dst -> patch2 (IMUL sz) src dst
567 IMUL2 sz src -> patch1 (IMUL2 sz) src
568 MUL sz src dst -> patch2 (MUL sz) src dst
569 IDIV sz op -> patch1 (IDIV sz) op
570 DIV sz op -> patch1 (DIV sz) op
571 AND sz src dst -> patch2 (AND sz) src dst
572 OR sz src dst -> patch2 (OR sz) src dst
573 XOR sz src dst -> patch2 (XOR sz) src dst
574 NOT sz op -> patch1 (NOT sz) op
575 NEGI sz op -> patch1 (NEGI sz) op
576 SHL sz imm dst -> patch1 (SHL sz imm) dst
577 SAR sz imm dst -> patch1 (SAR sz imm) dst
578 SHR sz imm dst -> patch1 (SHR sz imm) dst
579 BT sz imm src -> patch1 (BT sz imm) src
580 TEST sz src dst -> patch2 (TEST sz) src dst
581 CMP sz src dst -> patch2 (CMP sz) src dst
582 PUSH sz op -> patch1 (PUSH sz) op
583 POP sz op -> patch1 (POP sz) op
584 SETCC cond op -> patch1 (SETCC cond) op
585 JMP op -> patch1 JMP op
586 JMP_TBL op ids -> patch1 JMP_TBL op $ ids
589 GMOV src dst -> GMOV (env src) (env dst)
590 GLD sz src dst -> GLD sz (lookupAddr src) (env dst)
591 GST sz src dst -> GST sz (env src) (lookupAddr dst)
593 GLDZ dst -> GLDZ (env dst)
594 GLD1 dst -> GLD1 (env dst)
596 GFTOI src dst -> GFTOI (env src) (env dst)
597 GDTOI src dst -> GDTOI (env src) (env dst)
599 GITOF src dst -> GITOF (env src) (env dst)
600 GITOD src dst -> GITOD (env src) (env dst)
602 GADD sz s1 s2 dst -> GADD sz (env s1) (env s2) (env dst)
603 GSUB sz s1 s2 dst -> GSUB sz (env s1) (env s2) (env dst)
604 GMUL sz s1 s2 dst -> GMUL sz (env s1) (env s2) (env dst)
605 GDIV sz s1 s2 dst -> GDIV sz (env s1) (env s2) (env dst)
607 GCMP sz src1 src2 -> GCMP sz (env src1) (env src2)
608 GABS sz src dst -> GABS sz (env src) (env dst)
609 GNEG sz src dst -> GNEG sz (env src) (env dst)
610 GSQRT sz src dst -> GSQRT sz (env src) (env dst)
611 GSIN sz l1 l2 src dst -> GSIN sz l1 l2 (env src) (env dst)
612 GCOS sz l1 l2 src dst -> GCOS sz l1 l2 (env src) (env dst)
613 GTAN sz l1 l2 src dst -> GTAN sz l1 l2 (env src) (env dst)
616 #if x86_64_TARGET_ARCH
617 CVTSS2SD src dst -> CVTSS2SD (env src) (env dst)
618 CVTSD2SS src dst -> CVTSD2SS (env src) (env dst)
619 CVTTSS2SIQ src dst -> CVTTSS2SIQ (patchOp src) (env dst)
620 CVTTSD2SIQ src dst -> CVTTSD2SIQ (patchOp src) (env dst)
621 CVTSI2SS src dst -> CVTSI2SS (patchOp src) (env dst)
622 CVTSI2SD src dst -> CVTSI2SD (patchOp src) (env dst)
623 FDIV sz src dst -> FDIV sz (patchOp src) (patchOp dst)
626 CALL (Left imm) _ -> instr
627 CALL (Right reg) p -> CALL (Right (env reg)) p
629 FETCHGOT reg -> FETCHGOT (env reg)
630 FETCHPC reg -> FETCHPC (env reg)
635 SPILL reg slot -> SPILL (env reg) slot
636 RELOAD slot reg -> RELOAD slot (env reg)
642 _other -> panic "patchRegs: unrecognised instr"
645 patch1 insn op = insn $! patchOp op
646 patch2 insn src dst = (insn $! patchOp src) $! patchOp dst
648 patchOp (OpReg reg) = OpReg $! env reg
649 patchOp (OpImm imm) = OpImm imm
650 patchOp (OpAddr ea) = OpAddr $! lookupAddr ea
652 lookupAddr (ImmAddr imm off) = ImmAddr imm off
653 lookupAddr (AddrBaseIndex base index disp)
654 = ((AddrBaseIndex $! lookupBase base) $! lookupIndex index) disp
656 lookupBase EABaseNone = EABaseNone
657 lookupBase EABaseRip = EABaseRip
658 lookupBase (EABaseReg r) = EABaseReg (env r)
660 lookupIndex EAIndexNone = EAIndexNone
661 lookupIndex (EAIndex r i) = EAIndex (env r) i
663 #endif /* i386_TARGET_ARCH || x86_64_TARGET_ARCH*/
664 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
665 #if sparc_TARGET_ARCH
667 patchRegs instr env = case instr of
668 SPILL reg slot -> SPILL (env reg) slot
669 RELOAD slot reg -> RELOAD slot (env reg)
670 LD sz addr reg -> LD sz (fixAddr addr) (env reg)
671 ST sz reg addr -> ST sz (env reg) (fixAddr addr)
672 ADD x cc r1 ar r2 -> ADD x cc (env r1) (fixRI ar) (env r2)
673 SUB x cc r1 ar r2 -> SUB x cc (env r1) (fixRI ar) (env r2)
674 UMUL cc r1 ar r2 -> UMUL cc (env r1) (fixRI ar) (env r2)
675 SMUL cc r1 ar r2 -> SMUL cc (env r1) (fixRI ar) (env r2)
676 UDIV cc r1 ar r2 -> UDIV cc (env r1) (fixRI ar) (env r2)
677 SDIV cc r1 ar r2 -> SDIV cc (env r1) (fixRI ar) (env r2)
678 RDY rd -> RDY (env rd)
679 WRY r1 r2 -> WRY (env r1) (env r2)
680 AND b r1 ar r2 -> AND b (env r1) (fixRI ar) (env r2)
681 ANDN b r1 ar r2 -> ANDN b (env r1) (fixRI ar) (env r2)
682 OR b r1 ar r2 -> OR b (env r1) (fixRI ar) (env r2)
683 ORN b r1 ar r2 -> ORN b (env r1) (fixRI ar) (env r2)
684 XOR b r1 ar r2 -> XOR b (env r1) (fixRI ar) (env r2)
685 XNOR b r1 ar r2 -> XNOR b (env r1) (fixRI ar) (env r2)
686 SLL r1 ar r2 -> SLL (env r1) (fixRI ar) (env r2)
687 SRL r1 ar r2 -> SRL (env r1) (fixRI ar) (env r2)
688 SRA r1 ar r2 -> SRA (env r1) (fixRI ar) (env r2)
689 SETHI imm reg -> SETHI imm (env reg)
690 FABS s r1 r2 -> FABS s (env r1) (env r2)
691 FADD s r1 r2 r3 -> FADD s (env r1) (env r2) (env r3)
692 FCMP e s r1 r2 -> FCMP e s (env r1) (env r2)
693 FDIV s r1 r2 r3 -> FDIV s (env r1) (env r2) (env r3)
694 FMOV s r1 r2 -> FMOV s (env r1) (env r2)
695 FMUL s r1 r2 r3 -> FMUL s (env r1) (env r2) (env r3)
696 FNEG s r1 r2 -> FNEG s (env r1) (env r2)
697 FSQRT s r1 r2 -> FSQRT s (env r1) (env r2)
698 FSUB s r1 r2 r3 -> FSUB s (env r1) (env r2) (env r3)
699 FxTOy s1 s2 r1 r2 -> FxTOy s1 s2 (env r1) (env r2)
701 JMP addr -> JMP (fixAddr addr)
702 JMP_TBL addr ids -> JMP_TBL (fixAddr addr) ids
704 CALL (Left i) n t -> CALL (Left i) n t
705 CALL (Right r) n t -> CALL (Right (env r)) n t
708 fixAddr (AddrRegReg r1 r2) = AddrRegReg (env r1) (env r2)
709 fixAddr (AddrRegImm r1 i) = AddrRegImm (env r1) i
711 fixRI (RIReg r) = RIReg (env r)
714 #endif /* sparc_TARGET_ARCH */
715 -- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
716 #if powerpc_TARGET_ARCH
718 patchRegs instr env = case instr of
719 SPILL reg slot -> SPILL (env reg) slot
720 RELOAD slot reg -> RELOAD slot (env reg)
722 LD sz reg addr -> LD sz (env reg) (fixAddr addr)
723 LA sz reg addr -> LA sz (env reg) (fixAddr addr)
724 ST sz reg addr -> ST sz (env reg) (fixAddr addr)
725 STU sz reg addr -> STU sz (env reg) (fixAddr addr)
726 LIS reg imm -> LIS (env reg) imm
727 LI reg imm -> LI (env reg) imm
728 MR reg1 reg2 -> MR (env reg1) (env reg2)
729 CMP sz reg ri -> CMP sz (env reg) (fixRI ri)
730 CMPL sz reg ri -> CMPL sz (env reg) (fixRI ri)
731 BCC cond lbl -> BCC cond lbl
732 BCCFAR cond lbl -> BCCFAR cond lbl
733 MTCTR reg -> MTCTR (env reg)
734 BCTR targets -> BCTR targets
735 BL imm argRegs -> BL imm argRegs -- argument regs
736 BCTRL argRegs -> BCTRL argRegs -- cannot be remapped
737 ADD reg1 reg2 ri -> ADD (env reg1) (env reg2) (fixRI ri)
738 ADDC reg1 reg2 reg3-> ADDC (env reg1) (env reg2) (env reg3)
739 ADDE reg1 reg2 reg3-> ADDE (env reg1) (env reg2) (env reg3)
740 ADDIS reg1 reg2 imm -> ADDIS (env reg1) (env reg2) imm
741 SUBF reg1 reg2 reg3-> SUBF (env reg1) (env reg2) (env reg3)
742 MULLW reg1 reg2 ri -> MULLW (env reg1) (env reg2) (fixRI ri)
743 DIVW reg1 reg2 reg3-> DIVW (env reg1) (env reg2) (env reg3)
744 DIVWU reg1 reg2 reg3-> DIVWU (env reg1) (env reg2) (env reg3)
745 MULLW_MayOflo reg1 reg2 reg3
746 -> MULLW_MayOflo (env reg1) (env reg2) (env reg3)
747 AND reg1 reg2 ri -> AND (env reg1) (env reg2) (fixRI ri)
748 OR reg1 reg2 ri -> OR (env reg1) (env reg2) (fixRI ri)
749 XOR reg1 reg2 ri -> XOR (env reg1) (env reg2) (fixRI ri)
750 XORIS reg1 reg2 imm -> XORIS (env reg1) (env reg2) imm
751 EXTS sz reg1 reg2 -> EXTS sz (env reg1) (env reg2)
752 NEG reg1 reg2 -> NEG (env reg1) (env reg2)
753 NOT reg1 reg2 -> NOT (env reg1) (env reg2)
754 SLW reg1 reg2 ri -> SLW (env reg1) (env reg2) (fixRI ri)
755 SRW reg1 reg2 ri -> SRW (env reg1) (env reg2) (fixRI ri)
756 SRAW reg1 reg2 ri -> SRAW (env reg1) (env reg2) (fixRI ri)
757 RLWINM reg1 reg2 sh mb me
758 -> RLWINM (env reg1) (env reg2) sh mb me
759 FADD sz r1 r2 r3 -> FADD sz (env r1) (env r2) (env r3)
760 FSUB sz r1 r2 r3 -> FSUB sz (env r1) (env r2) (env r3)
761 FMUL sz r1 r2 r3 -> FMUL sz (env r1) (env r2) (env r3)
762 FDIV sz r1 r2 r3 -> FDIV sz (env r1) (env r2) (env r3)
763 FNEG r1 r2 -> FNEG (env r1) (env r2)
764 FCMP r1 r2 -> FCMP (env r1) (env r2)
765 FCTIWZ r1 r2 -> FCTIWZ (env r1) (env r2)
766 FRSP r1 r2 -> FRSP (env r1) (env r2)
767 MFCR reg -> MFCR (env reg)
768 MFLR reg -> MFLR (env reg)
769 FETCHPC reg -> FETCHPC (env reg)
772 fixAddr (AddrRegReg r1 r2) = AddrRegReg (env r1) (env r2)
773 fixAddr (AddrRegImm r1 i) = AddrRegImm (env r1) i
775 fixRI (RIReg r) = RIReg (env r)
777 #endif /* powerpc_TARGET_ARCH */
779 -- -----------------------------------------------------------------------------
780 -- Detecting reg->reg moves
782 -- The register allocator attempts to eliminate reg->reg moves whenever it can,
783 -- by assigning the src and dest temporaries to the same real register.
785 isRegRegMove :: Instr -> Maybe (Reg,Reg)
787 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
789 isRegRegMove (MOV _ (OpReg r1) (OpReg r2)) = Just (r1,r2)
791 #elif powerpc_TARGET_ARCH
792 isRegRegMove (MR dst src) = Just (src,dst)
794 #elif sparc_TARGET_ARCH
797 ADD False False src (RIReg src2) dst
798 | g0 == src2 -> Just (src, dst)
800 FMOV FF64 src dst -> Just (src, dst)
801 FMOV FF32 src dst -> Just (src, dst)
804 isRegRegMove _ = Nothing
806 -- -----------------------------------------------------------------------------
807 -- Generating spill instructions
810 :: Reg -- register to spill
811 -> Int -- current stack delta
812 -> Int -- spill slot to use
814 mkSpillInstr reg delta slot
815 = let off = spillSlotToOffset slot
817 #ifdef alpha_TARGET_ARCH
818 {-Alpha: spill below the stack pointer (?)-}
819 ST sz dyn (spRel (- (off `div` 8)))
821 #ifdef i386_TARGET_ARCH
822 let off_w = (off-delta) `div` 4
823 in case regClass reg of
824 RcInteger -> MOV II32 (OpReg reg) (OpAddr (spRel off_w))
825 _ -> GST FF80 reg (spRel off_w) {- RcFloat/RcDouble -}
827 #ifdef x86_64_TARGET_ARCH
828 let off_w = (off-delta) `div` 8
829 in case regClass reg of
830 RcInteger -> MOV II64 (OpReg reg) (OpAddr (spRel off_w))
831 RcDouble -> MOV FF64 (OpReg reg) (OpAddr (spRel off_w))
832 -- ToDo: will it work to always spill as a double?
833 -- does that cause a stall if the data was a float?
835 #ifdef sparc_TARGET_ARCH
836 {-SPARC: spill below frame pointer leaving 2 words/spill-}
837 let{off_w = 1 + (off `div` 4);
838 sz = case regClass reg of {
842 in ST sz reg (fpRel (negate off_w))
844 #ifdef powerpc_TARGET_ARCH
845 let sz = case regClass reg of
848 in ST sz reg (AddrRegImm sp (ImmInt (off-delta)))
853 :: Reg -- register to load
854 -> Int -- current stack delta
855 -> Int -- spill slot to use
857 mkLoadInstr reg delta slot
858 = let off = spillSlotToOffset slot
860 #if alpha_TARGET_ARCH
861 LD sz dyn (spRel (- (off `div` 8)))
864 let off_w = (off-delta) `div` 4
865 in case regClass reg of {
866 RcInteger -> MOV II32 (OpAddr (spRel off_w)) (OpReg reg);
867 _ -> GLD FF80 (spRel off_w) reg} {- RcFloat/RcDouble -}
869 #if x86_64_TARGET_ARCH
870 let off_w = (off-delta) `div` 8
871 in case regClass reg of
872 RcInteger -> MOV II64 (OpAddr (spRel off_w)) (OpReg reg)
873 _ -> MOV FF64 (OpAddr (spRel off_w)) (OpReg reg)
875 #if sparc_TARGET_ARCH
876 let{off_w = 1 + (off `div` 4);
877 sz = case regClass reg of {
881 in LD sz (fpRel (- off_w)) reg
883 #if powerpc_TARGET_ARCH
884 let sz = case regClass reg of
887 in LD sz reg (AddrRegImm sp (ImmInt (off-delta)))
894 mkRegRegMoveInstr src dst
895 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
896 = case regClass src of
897 RcInteger -> MOV wordSize (OpReg src) (OpReg dst)
899 RcDouble -> GMOV src dst
901 RcDouble -> MOV FF64 (OpReg src) (OpReg dst)
903 #elif powerpc_TARGET_ARCH
905 #elif sparc_TARGET_ARCH
906 = case regClass src of
907 RcInteger -> ADD False False src (RIReg g0) dst
908 RcDouble -> FMOV FF64 src dst
909 RcFloat -> FMOV FF32 src dst
911 #error ToDo: mkRegRegMoveInstr
917 #if alpha_TARGET_ARCH
918 mkBranchInstr id = [BR id]
921 #if i386_TARGET_ARCH || x86_64_TARGET_ARCH
922 mkBranchInstr id = [JXX ALWAYS id]
925 #if sparc_TARGET_ARCH
926 mkBranchInstr id = [BI ALWAYS False id, NOP]
929 #if powerpc_TARGET_ARCH
930 mkBranchInstr id = [BCC ALWAYS id]
935 spillSlotSize = IF_ARCH_i386(12, 8)
938 maxSpillSlots = ((rESERVED_C_STACK_BYTES - 64) `div` spillSlotSize) - 1
940 -- convert a spill slot number to a *byte* offset, with no sign:
941 -- decide on a per arch basis whether you are spilling above or below
942 -- the C stack pointer.
943 spillSlotToOffset :: Int -> Int
944 spillSlotToOffset slot
945 | slot >= 0 && slot < maxSpillSlots
946 = 64 + spillSlotSize * slot
948 = pprPanic "spillSlotToOffset:"
949 ( text "invalid spill location: " <> int slot
950 $$ text "maxSpillSlots: " <> int maxSpillSlots)