add a Fifo to the Fpga large configuration so the test suite will pass
[fleet.git] / marina / tapeout.jpeg
marina/tapeout.jpeg