hack in Counter.ship to deal with how flushes are done in the interpreter
[fleet.git] / ships / DDR2.ship-
2009-03-01 megaczadd DDR2 controller, generated via MIG