fix Counter.ship software implementation to exactly match semantics of FPGA
[fleet.git] / ships / DDR2.ship-
2009-03-01 megaczadd DDR2 controller, generated via MIG