ML509: use urjtag's fjmem block as the debug controller (JtagConnectedFpga).
[fleet.git] / ships / DDR2.ship-
2009-03-01 megaczadd DDR2 controller, generated via MIG