add a register delay to the on_screen signal; fixes corruption in left hand pixel...
[fleet.git] / ships / DDR2.ship-
2009-03-01 megaczadd DDR2 controller, generated via MIG