remove synthesis attributes that xst doesnt understand
[fleet.git] / src / edu / berkeley / fleet / fpga / ddr2 / ddr2_phy_calib.v
2009-03-04 megaczremove synthesis attributes that xst doesnt understand
2009-03-01 megaczadd DDR2 controller, generated via MIG