fix bug in BitFifo FPGA code