ML509: use urjtag's fjmem block as the debug controller (JtagConnectedFpga).
[fleet.git] / ships / Debug.ship
2010-01-18 Adam MegaczML509: use urjtag's fjmem block as the debug controller...
2009-11-20 Adam Megaczadd new urjtag-based code, fjmem
2009-09-20 Adam Megaczrewrite Debug.ship to include both ML509 and Bee2 support
2009-09-19 Adam Megaczsplit Debug.ship into two versions, one for ml509 and...
2009-07-27 Adam MegaczDebug.ship: use a BitVector, not a long
2009-04-06 megaczincrease serial port rate to 115200kbps
2009-04-06 megaczDebug.ship: ignore break signal -- allows demos with...
2009-03-12 megacztry to re-enable break line in Debug.ship (but doesnt...
2009-03-11 megaczswitch from using RS-232 BREAKs and no flow control...
2009-03-08 megaczmove gpio_led constraints from Debug into Dvi
2009-03-07 megaczswitch from 33mhz clock to 100mhz clock
2009-03-07 megaczmove ucf constraints into .ship files
2009-02-28 megaczswitch host->fpga communication from 8-bit words to...
2009-02-28 megaczswitch fpga->host communication from 8-bit words to...
2009-01-25 megaczchange rst to high-active
2009-01-11 megaczremove `flush macro, fold it into `cleanup
2008-12-30 megaczmove to ml505, import Greg\'s memory controller
2008-12-30 megaczremove use of uart_rts and uart_cts in ships/Debug...
2008-11-16 adamimplement port percolation
2008-11-10 adamreplace DATAWIDTH with WORDWIDTH
2008-11-10 adamadjust ships to use fill/drain/full/empty macros
2008-10-27 adamadd flush support to ships
2008-08-26 adamupdate to new AM37 syntax
2008-08-21 adamremove macros include from Debug.ship
2008-01-26 adamadd rst wire (but do not do anything with it)
2007-08-28 adamupdates to many ships
2007-08-25 adamconvert many more test cases
2007-08-07 adamadd test to Debug.ship
2007-07-30 adamcleanup, add Generator for verilog netlists
2007-02-12 adamchange igor/archsim to fleetsim
2007-02-12 adamupdate everything to naming conventions agreed upon...
2007-02-12 adammigrate verilog into ship files
2007-02-12 adamadd more ship files